 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| MC143416 motorola 1 advance information the MC143416 dual 16bit linear codecfilter is a singlechip imple- mentation of the data conversion interface required to design highspeed modems meeting a wide range of standards such as itut v.34 and v.90 modem. it includes two high performance analogtodigital (a/d) and digitaltoanalog (d/a) data converters. the device performs all filtering operations related to the conditioning and sample rate conversion of signals to and from the data interface. output from both codecs (coder/decoder) is in 16bit 2s complement format. the MC143416 includes the necessary logic needed to generate all clocks (oversampling, intermediate frequency, and baud rate) required to perform the data processing operations involved in the oversampling conversion of voice and data signals. sample rates are fully programmable in the range of 8 kilosamples/second (ks/s) to 16 ks/s. the bandwidth of the MC143416 is 0.425 * sample frequency (fs). the MC143416 includes two synchronous serial interfaces (ssis) through which an external digital signal processor (dsp) can configure and monitor the operation of the device. digital sample data is transferred to and from the codecs through the serial ports. in addition, information can be written and read to the control and status registers of the device via the serial port, transparent to the flow of sample data. when used in a highspeed modem application, the MC143416 provides the analog front end interface required to support modem and voice features. MC143416 features ? fullydifferential analog circuit design for lowest noise ? two high performance 16bit sigmadelta a/d and d/a converters ? bandpass and lowpass filtering for both codecs is performed onchip ? power monitor circuit ? single 5 v 5% power supply ? two configurable serial ports ? onchip precision reference voltage ? onchip speaker driver and mixer with programmable gain e capable of delivering 15 mw of power into a small speaker (32 w ) ? bandwidth is 0.425 * fs ? no external filtering required because of flat response over passband ? capable of providing the analog front end for wide range of modem standards this document contains information on a new product. specifications and information herein are subject to change without notice . order this document by MC143416/d semiconductor technical data pb suffix tqfp case 824d ordering information MC143416pb tqfp 1 44 ? motorola, inc. 1998 rev 3 5/98 tn98052800 f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 2 pin assignment ) ) ) # ) " " # " $% &(' " block diagram " $% " &(' ! ! ! ! " # ) ) # ) ) f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 3 maximum ratings (voltages referenced to dgnd or agnd) symbol parameter value unit v dd dc supply voltage 0.5 to 6.0 v voltage on any analog input or output pin agnd 0.3 to v dd + 0.3 v voltage on any digital input or output pin dgnd 0.3 to v dd + 0.3 v t a operating temperature range 40 to 85 c t stg storage temperature range 85 to 150 c power supply (t a = 40 to 85 c) characteristics min typ max unit dc supply voltage 4.75 5.0 5.25 v active current dissipation (v dd = 5 v) analog 2 codecs @ 16 khz and xtal @ 25 mhz with osr = 1.632 mhz digital e e 6 44 12 52 ma powerdown current analog digital e e 60 60 100 100 m a digital levels (v dd = 4.75 to 5.25 v, dgnd = 0 v, t a = 40 to 85 c) symbol characteristics min max unit v il input low voltage e 0.8 v v ih input high voltage 2.4 e v v ol output low voltage (stx pin, i ol = 4 ma @ 5 v v dd ) e 0.5 v v oh output high voltage (stx pin, i oh = 4 ma @ 5 v v dd ) 4.25 e v i l input low current (dgnd v in v dd ) 10 10 m a i h input high current (dgnd v in v dd ) 10 10 m a i oz output current in high impedance state (dgnd stx0,1 v dd ) 10 10 m a c in input capacitance of digital pins e 10 pf c out output capacitance of stx0 and stx1 pin when highz e 10 pf this device contains protection circuitry to guard against damage due to high static volt- ages or electric fields. however, precautions must be taken to avoid applications of any volt- age higher than maximum rated voltages to this highimpedance circuit. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 4 analog electrical characteristics (av dd = 4.75 to 5.25 v, agnd = 0 v, t a = 40 to 85 c) characteristics min typ max unit differential mode input resistance e 65 e k w input current ai+, ai 10 e 10 m a input resistance to v ag (v ag 0.5 v v in v ag + 0.5 v) ai+, ai 10 e e m w input capacitance ai+, ai e 10 e pf input offset voltage of ag op amp ai+, ai e 20 e mv input common mode voltage range ai+, ai e 2.5 e v input common mode rejection ratio ai+, ai (input amp only) 60 hz 0 4 khz 0 20 khz (complete a/d path) 60 hz 0 4 khz e e e e e 120 72 68 106 75 e e e e e db gain bandwidth product (10 khz) of ag op amp (r l 10 k w ) e 1000 e khz dc open loop gain of ag op amp (r l 10 k w ) e 110 e db input amplifier signal to noise + distortion (between ai+ and ai, 1.5 vrms, 0.2 3.4 khz) e 95 e db output load capacitance for ag op amp e e 220 pf output voltage range for ag (r l = 2 k w to v ag ) agnd + 1 e v dd 1 v output current (0.5 v v out v dd 0.5 v) ag+, ag 250 e e m a output load resistance to v ag ag+, ag 10 e e k w output current (0.5 v v out v dd 0.5 v) ao+, ao e 2 e ma output load resistance to v ag ao+, ao 1.0 1.2 e k w differential output impedance ao+, ao series resistor inductor @ 53 ma rms r from 60 hz to 100 khz l e e 0.7 5.7 3 10 w m h speaker driver output impedance spk+, spk series resistor inductor @ 85 ma rms r from 60 hz to 100 khz l e e 1.75 6.4 7.0 12.0 w m h output load capacitance ao e e 0.1 m f differential output offset voltage of ao+ and ao e e 20 mv v ag output voltage referenced to agnd (no load) av dd /2 0.07 e av dd /2 + 0.07 v v ag output current with 25 mv change in output voltage 44 e 44 ma power supply rejection ratio a/d (2 khz @0.1 vrms applied to v dd ) d/a 40 40 e e e e db f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 5 analog transmission performance (v dd = 4.75 to 5.25 v, all analog signals referenced to v ag , 0.775 vrms = 0 dbm into 600 w , fs = 8 khz, measurement band = 200 to 0.425 * fs, t a = 40 to 85 c, unless otherwise noted) a/d d/a characteristics min typ max min typ max unit dynamic range e 78 e e 80 e db absolute gain ( 3 dbm0 @ 1 khz, t a = 25 c, v dd = 5.0 v) 1.5 1.8 2.3 9.4 9.55 9.7 db signal to noise + distortion (see figures 1 and 2) 3 dbm0 10 dbm0 20 dbm0 69 63.5 53 72 67 57 e e e 55.5 63 60 58 66 63 e e e db idle channel noise (dbrn0) e 18 e e 22 e dbrn0 frequency response (relative to 1 khz @ 0 dbm0) 60 hz 300 to 3000 hz 3400 hz 4000 hz e 0.15 0.20 e 20 0 0.14 33 e 0.15 0.12 32 0.25 0.25 0.25 e 0 0 0 66 0.25 0.25 0.25 62.5 db absolute delay (1600 hz) e 318 e e 214 e m s group delay referenced to 1600 hz 500 to 600 hz 600 to 800 hz 800 to 1000 hz 1000 to 1600 hz 1600 to 2600 hz 2600 to 2800 hz 2800 to 3000 hz e e e e e e e 96 46 2 0 22 189 290 e e e e e e e e e e e e e e 26 24 20 18 86 120 169 e e e e e e e m s crosstalk characteristics min typ max unit intrachannel a/d talking; d/a listening (note 1) e 77 69 db intrachannel d/a talking; a/d listening (note 2) e 70 64 db interchannel a/d talking; d/a listening (note 3) e 78 66.5 db interchannel d/a talking; a/d listening (note 4) e 73 62.5 db notes: 1. 2 khz, 3 dbm0 signal applied to a/d input; 600 hz, 20 dbm0 signal applied to d/a input of same codec; 2 khz content measu re on d/a output of same codec. 2. 2 khz, 3 dbm0 signal applied to d/a input; 600 hz, 20 dbm0 signal applied to a/d input of same codec; 2 khz content measu re on a/d output of same codec. 3. 2 khz, 3 dbm0 signal applied to a/d input; 600 hz, 20 dbm0 signal applied to d/a input of opposite codec; 2 khz content m easure on d/a output of opposite codec. 4. 2 khz, 3 dbm0 signal applied to d/a input; 600 hz, 20 dbm0 signal applied to a/d input of opposite codec; 2 khz content m easure on a/d output of opposite codec. figure 1. typical a/d signaltonoise + distortion figure 2. typical d/a signaltonoise + distortion input signal (dbm0) input signal (dbm0) signal to noise + distortion (db) signal to noise + distortion (db) f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 6 table 1. pin descriptions pin no. pin name pin description 1 dgnd2 digital ground #2 2 xtal in input e crystal oscillator input 3 xtal out output e crystal oscillator output 4 dv dd 2 digital positive power supply #2 5 mclk0 input e master clock for codec 0 6 mclk1 input e master clock for codec 1 7 pdi input e power down input 8 reset input e system reset 9 rstext output e external reset from power monitor circuit 10 ssync0 output e serial sync for port 0 11 sclk0 output e serial clock for port 0 12 stx0 output e serial output for port 0 13 srx0 input e serial input for port 0 14 dgnd3 digital ground #3 15 dv dd 3 digital positive power supply #3 16 ssync1 output e serial sync for port 1 17 sclk1 output e serial clock for port 1 18 stx1 output e serial output for port 1 19 srx1 input e serial input for port 1 20 dgnd1 digital ground #1 21 dv dd 1 digital positive power supply #1 22 ssifm input e ssi framing mode 23 ssims input e ssi mode select 24 ssids input e ssi data size 25 ao1+ output e codec 1 noninverting analog output 26 ao1 output e codec 1 inverting analog output 27 agnd2 analog ground #2 28 av dd 2 analog positive power supply #2 29 ag1+ output e codec 1 input op amp noninverting output 30 ai1 input e codec 1 input op amp inverting input 31 ai1+ input e codec 1 input op amp noninverting input 32 ag1 output e codec 1 input op amp inverting output 33 v ag output e analog ground voltage 34 v ag ref output e analog ground reference 35 spk output e speaker driver inverting 36 spk+ output e speaker driver noninverting 37 ag0 output e codec 0 input op amp inverting output 38 ai0+ input e codec 0 input op amp noninverting input 39 ai0 input e codec 0 input op amp inverting input 40 ag0+ output e codec 0 input op amp noninverting output continued on next page f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 7 table 1. pin descriptions (continued) pin no. pin name pin description 41 av dd 1 analog positive power supply #1 42 agnd1 analog ground #1 43 ao0 output e codec 0 inverting analog output 44 ao0+ output e codec 0 noninverting analog output pin descriptions analog power supply v ag ref analog ground reference (pin 34) this pin is used to capacitively bypass the onchip circuit- ry that generates the midsupply voltage for the v ag output pin. this pin should be bypassed to agnd with a 0.01 m f and 10 m f capacitor using short, low inductance traces. the v ag ref pin is only used for generating the reference voltage for the v ag pin. this pin can be overridden by an external voltage source, such as a resistor divider, using two 2k resis- tors. no more than 100 na should be required to override this circuit. all analog signal processing within this device is refer- enced to the v ag pin. if the audio signals to be processed are referenced to agnd, then special precautions must be uti- lized to avoid noise between agnd and the v ag pin (such as adding coupling capacitors). when this device is in power down mode, the v ag ref pin is pulled to the av dd power supply with a nonlinear, highimpedance circuit. v ag analog common mode voltage (pin 33) this output pin provides a midsupply analog ground. this pin should be decoupled to agnd with a 0.01 m f ceramic ca- pacitor. all analog signal processing within this device is ref- erenced to this pin. if the audio signals to be processed are referenced to agnd, then special precautions must be uti- lized to avoid noise between agnd and the v ag pin. the v ag pin becomes high impedance when this device is in powerdown mode. agnd1 and agnd2 analog ground pad (pins 42 and 27, respectively) these pins provide the ground reference for the internal analog circuitry. av dd 1 and av dd 2 analog supply pad (pins 41 and 28, respectively) these pins are the positive power supplies for the analog circuitry and are internally tied together. digital power supply dgnd1, dgnd2, and dgnd3 digital ground pad (pins 20, 1, and 14, respectively) these pins provide the ground reference for the internal digital circuitry. dv dd 1, dv dd 2, and dv dd 3 digital supply pad (pins 21, 4, and 15, respectively) these pins are the positive power supplies for the digital circuitry and are internally tied together. configuration inputs ssims mode select (pin 23) this pin selects whether the chip is operating in dual ssi, logic 0, or in single ssi, logic 1. in dual mode, each codec is operated from independent serial interfaces. the timing of each interface is dictated by the associated codec timing. in single serial mode, the timing of the interface is derived from the timing of the faster of the two codecs. the faster codec is defined by bit ssi_sel in control register 4. ssids ssi data size (pin 24) when this pin is logic 0, the 24bit word length of the ssi is enabled. when it is logic 1, the serial data format is adjusted to accommodate 16bit word length. ssifm ssi framing mode (pin 22) when this pin is logic 0, short frame mode is selected. this is defined as a 1bitwide clock pulse occurring before the first bit (msb) of the data stream. when the pin is logic 1, long frame mode is selected. in long framing, the pulse rises simultaneously with the first data bit (msb) and falls af- ter the last data bit (lsb) has been shifted out. speaker interface spk+ and spk speaker positive and negative signal outputs (pins 36 and 35, respectively) these pins are the outputs of the speaker driver and can deliver 15 mw of power into a small 32 w speaker. the exter- nal speaker can be dccoupled to the spk+ and spk pins. codec interface ai0+, ai1+, ai0, and ai1 analog inputs for codec 0 and codec 1 (pins 38, 31, 39, and 30, respectively) these pins are the noninverting and inverting inputs of the analog input gain setting amplifier. this fullydifferential amplifier is the first stage of the a/d modulator portion of the codec. a low to moderate gain (up to 20 db) can be obtained from this amplifier using external components. there is an in- ternal 2 pf feedback capacitor to provide high frequency rolloff above 500 khz. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 8 ag0+, ag1+, ag0, and ag1 outputs of input amplifier for codec 0 and codec 1 (pins 40, 29, 37, and 32, respectively) these pins are the differential outputs of the input gain set- ting amplifiers. ao0+, ao1+, ao0, and ao1 analog outputs for codec 0 and codec 1 (pins 44 ,25, 43, and 26, respectively) these pins are the noninverting and inverting outputs of the analog output amplifier. this unity gain line driver repre- sents the final stage of the d/a section of the codec. this am- plifier provides a differential output that can be dccoupled with a hybrid circuit and is able to drive a telephone line. ssi port 0 and port 1 sclk0 and sclk1 serial port 0 and serial port 1 clock signal output pins (pins 11 and 17, respectively) these pins are the timing reference for the transmission of data through the stx and srx pins. data transfer can only happen if the synchronization frame begins. ssync0 and ssync1 serial port 0 and serial port 1 sync signal output pins (pins 10 and 16, respectively) these pins output the synchronization frame. the sync signal defines the beginning of each word transmitted through the stx and srx pins. stx0 and stx1 serial port 0 and serial port 1 output pins (pins 12 and 18, respectively) these pins are used to transmit data from serial ports 0 and 1. serial transmission data is shifted on the rising edge of the serial clock (sclk). srx0 and srx1 serial port 0 and serial port 1 input pins (pins 13 and 19, respectively) these pins are used to receive data from serial ports 0 and 1. serial receive data is sampled internally on the falling edge of the serial clock. reset reset system reset input (pin 8) this pin is used to force a hardware reset of the MC143416. note: this is ineffective when the device is in general power down. rstext external reset output to board functions from power monitor (pin 9) the MC143416 provides a voltage level sensing circuit which generates an active low external reset when the power supply voltage drops below a nominal 4.5 v. the power on reset (por) does not reset the internal circuitry, but provides an external reset signal for board use. the minimum duration of the external reset is 140 ms. clocking xtal in , xtal out crystal oscillator input and output (pins 2 and 3, respectively) these pins form a reference oscillator when connected to terminals of an external parallelresonant crystal. the inter- nal logic clock timing (system clock) is always derived from the xtal in clock signal. the timing for the codecs can be derived from either the xtal in signal, or from the mclk in- put. frequencysetting capacitors of appropriate values, as recommended by the crystal supplier, are connected from each pin to ground. the MC143416 has an inverter between xtal in and xtal out . an external resistor below 5 m is re- quired between these two pins to define the trip point. a re- sistor of around 910 k has been found to be the best value for startup operation. this resistor value will result in a start- up time of around 400 ms. lower values will provide quicker startup times, but the xtal out amplitude will diminish as the resistor size goes down. during powerdown conditions, xtal out is placed in a highimpedance state, and xtal in is internally discon- nected, so the device needs to be powered up in order to al- low the input of external signals or crystal usage. during normal operation, an external signal can be applied to xtal in , instead of a crystal. it should be noted that the phase of this signal and the internal signal (derived from xtal in ) are inverted. the drive capability of xtal out is somewhat small, so it will be harder to start up the oscillation if the external resistor is too large (> 5 m w ). the crystal value and/or external clock signal should be kept below 30 mhz. mclk0 and mclk1 master clock inputs for codec 0 and codec 1 (pins 5 and 6, respectively) these pins are the master clock inputs for the codecs when the timing is not derived from the crystal. the master clock is equal to the oversampling clock. pdi absolute powerdown input (pin 7) this pin turns off any activity in the MC143416 except the power monitor function by stopping the oscillator. after any assertion of the pdi pin, a 10 ms period is required to resume functional operation. this time constraint is needed for the crystal oscillator to start up and stabilize to its defined operat- ing point. it is mandatory to apply a hardware reset after this oscillator startup phase. alternatively, a software reset can be applied after this startup phase and after making sure the serial interface framing logic has synced up to the host con- trol/data frame. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 9 functional description clock generation introduction the clock generation block generates all timing signals necessary for the operation of the device from a crystal input or alternatively from the oversampling clock (osr clk) sup- plied through the mclk input. the selection between these two modes is controlled by the mclk_sel register. the clock generation block generates the oversampling clocks, the intermediate sampling clock (for internal use), and the clocking signals for the ssi ports. the ratio of the oversampling clock to the sampling clock defines the deci- mation/interpolation rate. when the mclk input is used, this clock is the osr clock. the bit clock for the synchronous serial interfaces (ssis) is equal to the oversampling clock frequency (f osr ). note that the mclk and xtal in frequency need to be inte- ger multiples of the codecs' sampling rates. oversampling clock selection the practical maximum and minimum oversampling ratio at which the device will operate is determined by the hard- ware implementation. at all times, the following conditions need to be met for proper operation: ? second order sigmadelta modulation is performed and the oversampling ratio has to be kept in the range of 102 to 254 (lsdiv values 51 to 127). ? oversampling frequency is limited to 4 mhz. ? the ratio of the oversampling clock to the system clock should be greater than or equal to 7 when the oversampling clock is derived from the crystal input, and greater than or equal to 8 when derived from the mclk input. ? the system clock should provide a minimum of 580 cycles per sampling period per codec. for example, the fmin value of two codecs running at 8 ks/s would be: fmin = fs * 580 * 2 = 8000 * 580 * 2 = 9.28 mhz ? the maximum crystal frequency and operating system clock frequency is 30 mhz. clock generation and divide ratios the functional block diagram is shown in figure 3. hsdiv and lsdiv ratios. the clock generation block contains separate programmable divisors for each codec. the relationship of xtal in frequency, the dividers, and the sampling frequency (fs) is: xtal in = 2 * fs * (hsdiv * lsdiv) where hsdiv = 7, 8, ..., 63 (default 16), and lsdiv = 51, ..., 127 (default 51). when the signal is a mclk input only, the lsdiv value ap- plies; the hsdiv setting is a don't care. higher settings will positively impact (reduce) power consumption. tables 2 through 5 provide examples of the divisor values to derive the osr and fs from several different crystal val- ues. system divide ratios. the system clock frequency has to be set to a minimum of seven times the oversampling fre- quency of the codec running the maximum osr. this is ac- complished when clocking is derived from the crystal when the hsdiv0 and hsdiv1 values are set to 7 or more. when clocking is derived from mclk0 and/or mclk1, a minimum ratio of 8 has to be guaranteed between any mclk and the xtal in frequency. " " " ! ! " " ! $% " # figure 3. block diagram of the clock generation scheme f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 10 table 2. suggested sample rate table with a 28.224 mhz crystal fs (hz) lsdiv hsdiv osr = 2x lsdiv fosr (mhz) 8000 126 14 252 2.016 9600 105 14 210 2.016 11025 80 16 160 1.764 12000 98 12 196 2.352 16000 126 7 252 4.032 table 3. suggested sample rate table with a 24.192 mhz crystal fs (hz) lsdiv hsdiv osr = 2x lsdiv fosr (mhz) 7200 120 14 240 1.728 8000 126 12 252 2.016 8229* 105 14 210 1.728 8400 120 12 240 2.016 9000 112 12 224 2.016 9600 126 10 252 2.4192 10287* 98 12 196 2.016 12000 126 8 252 3.024 14400 120 7 240 3.456 16000 108 7 216 3.456 * values rounded table 4. suggested sample rate table with a 21.504 mhz crystal fs (hz) lsdiv hsdiv osr = 2x lsdiv fosr (mhz) 8000 112 12 224 1.792 9600 112 10 224 2.104 11025 integer ratio from crystal not possible 12000 64 14 128 1.536 16000 96 7 192 3.072 table 5. suggested sample rate table with a 20.16 mhz crystal fs (hz) lsdiv hsdiv osr = 2x lsdiv fosr (mhz) 7200 100 14 200 1.44 8000 126 10 252 2.016 8229* integer ratio from crystal not possible 8400 120 10 240 2.016 9000 112 10 224 2.016 9600 105 10 210 2.016 10287* 98 10 196 2.016 12000 120 7 240 2.88 14400 100 7 200 2.88 16000 90 7 180 2.88 * values rounded notes for tables 2 through 5: 1. fs desired sample rate. 2. lsdiv and hsdiv are the values loaded into the control registers in decimal format. 3. values shown try to maximize oversampling rate. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 11 register programming register programming model table 6 is the register map of the MC143416's control and status registers. registers labeled with a 0 suffix are associated with ssi port 0, and those with a 1 suffix are associated with ssi port 1. for example, register cntl0_0 is associated with ssi port 0, and cntl0_1 is associated with ssi port 1. control and status registers the MC143416 provides ten 8bit control/status registers that are available to use. the msb of all these registers is always 0 as a safety feature against desynchronization (ad- dress/data swap). each register is doubled to serve one associated codec, with the exception of register cntl4, cntl5, cntl6, and cntl7, which carry global chip con- trols. these registers are accessible by either ssi port. in the following paragraphs, the contents of each register are discussed in detail. in the description of each individual bit, two parameters are included: access and reset value. ac- cess indicates whether the bit is read only, write only, or both; reset value indicates the value upon reset. all register bits are static except swreset in cntl4. cntl0_0: power control register e codec 0 anarsvd0 (r/w, 0): this bit is reserved for future use and must be kept 0. aloop (r/w, 0): this bit controls the remote loopback function at the analog/digital interface. setting this bit to 1 will force the single bit modulated output from rx in the codec to loopback into the single bit input of the d/a. see figure 4. dloop (r/w, 0): setting this bit to 1 will force a digital loopback in the codec. this occurs at a point between the output of digital interpolator filter and the input of the digital decimator filter. see figure 4. rst (r/w, 1): setting this bit to 1 will force a value of 0x00 to all digital processing stages. pwdn (r/w, 1): setting this bit to 1 will disable all data processing for this codec and power down the associated analog circuitry. txen (r/w, 0): setting this bit to 1 will enable the trans- mitter on the codec. the transmitter is a differential mode power stage. when disabled, the amplifier maintains a zero differential output voltage (ao0+ = ao0 = v ag ). alocal loop (r/w, 0): as opposed to the aloop bit of this register, alocal loop closes a local loopback at the analog interface. when this bit is set active (1), the analog output signal on pins ao0+ and ao0 is fed back into the in- put amplifier stage on pins ai0+ and ai0. see figure 4. table 6. register map register addr 7 6 5 4 3 2 1 0 mode cntl0_0 0x0 0 anarsvd0 aloop0 dloop0 pwdn0 rst0 txen0 alocal loop r/w cntl0_1 0x1 0 anarsvd1 aloop1 dloop1 pwdn1 rst1 txen1 alocal loop r/w cntl1_0 0x2 0 hpf_en0 in_gain0(1:0) spk_rx0(1:0) spk_tx0(1:0) r/w cntl1_1 0x3 0 hpf_en1 in_gain1(1:0) spk_rx1(1:0) spk_tx1(1:0) r/w cntl2_0 0x4 0 mclk0_sel hsdiv0(5:0) r/w cntl2_1 0x5 0 mclk1_sel hsdiv1(5:0) r/w cntl3_0 0x6 0 lsdiv0(6:0) r/w cntl3_1 0x7 0 lsdiv1(6:0) r/w cntl4 0x8 0 swreset rsvd ssi_sel sys_div(1:0) r/w cntl5 0x9 0 self_check (2:0) ro test_rsvd (1:0) serial loop test_mode (1:0) wo cntl6 0 rsvd (5 0) wo rsvd (5 : 0) ro cntl7 0 rsvd (6 0) wo rsvd (6 : 0) ro sync 0xf 0 see description r/w f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 12 functional path test loops figure 4. digital and analog loopback features cntl0_1: power control register e codec 1 for codec 1, refer to power control register e codec 0 . the power control register address for codec 1 is 0x1. pins ao0+, ao0, ai0+, and ai0 for codec 0 correspond to pins ao1+, ao1, ai1+, and ai1 for codec 1, respectively. cntl1_0: speaker mixer control and other analog control e codec 0 hpf_en (r/w, 0): this bit can be set to 1 when the codec is processing voice data. it is used to perform an additional highpass filtering step on the voice d/a path to remove fre- quencies below 0.005 * fs. (40 hz @ 8 khz, 60 hz @ 12 khz, etc.) in_gain (1:0) (r/w, 0x0): these bits define a software controlled gain on the input amplifier to the codec as defined in table 7. table 7. input signal gain control in_gain (1:0) signal gain 00 0 db 01 12 db 10 24 db 11 36 db spk_rx (1:0) and spk_tx (1:0) (r/w, 0x0): these regis- ter bits provide control to the analog mixer. the mixer com- bines four separate signal sources (ag0+, ao0+, ag1+, and ao1+, which correspond to rx0, tx0, rx1, and tx1) and provides a selection of four different amplification levels. the combined and amplified signal is then fed into the speaker driver. two of these signal sources are from codec 0 and the other two are from codec 1. the signal source from the out- put amplifier is unaffected when the speaker driver amplifier is turned off or by the settings of these control bits. see the speaker driver and mixer section for more de- tail. each of the four channels (rx0, tx0, rx1, and tx1) can provide one of the four attenuation levels to the signals that source the analog mixer. table 8 defines the levels for a giv- en channel. table 8. multiplexed signal gain control spk_rx (1:0), spk t (1 0) gain effect on the signal spk_tx (1:0) rx tx rx tx 00 0 0 disconnected 01 1.5 0.5 3.5 db 6 db 10 3 1 9.5 db 0 db 11 6 2 15.6 db + 6 db note that it is possible to process more than one channel at the same time; this feature provides some flexibility to the user. setting the amplification level of all the channels to zero (0x0), has the effect of powering down the speaker driver/ multiplexer. cntl1_1: speaker mixer control and other analog control e codec 1 for codec 1, refer to speaker mixer control and other analog control e codec 0 . the speaker mixer control and other analog control register address for codec 1 is 0x3. pins ai0+, ai0, ag0+, and ag0 for codec 0 correspond to pins ai1+, ai1, ag1+, and ag1 for codec 1, respectively. cntl2_0: osr clock generation control register e codec 0 hsdiv (5:0) (r/w, 0x10): this field is used to program the crystal frequency divide value that will determine the fre- quency of the oversampling converters. the reset value of this register is 0x10 (16 decimal).see clock generation for a detailed description of the generation of clocks inside this device. mclk0_sel (wo, 0): when set to 0, the clock generation block is sourced by the signal applied to xtal in . when set to 1, the source of the clocking for codec 0 is defined to be mclk0. cntl2_1: osr clock generation control register e codec 1 for codec 1, refer to osr clock generation control register e codec 0 . the osr clock generation control reg- ister address for codec 1 is 0x5. mclk0 for codec 0 corre- sponds to mclk1 for codec 1. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 13 cntl3_0: sampling clock generation control register e codec 0 lsdiv (6:0) (r/w, 0x33): this field is used to program the sampling clock divide value. see clock generation for a de- tailed description of the generation of clocks inside this de- vice. the reset value of 0x33 (decimal = 51 = 0.5 min osr) is the minimum value for this register. any attempt to write a lower value will result in writing 0x33. cntl3_1: sampling clock generation control register e codec 1 for codec 1, refer to sampling clock generation con- trol register e codec 0 . the sampling clock generation control register address for codec 1 is 0x7. cntl4: control register 4 swreset (wo, 1): when set to 1 this bit has the same effect as a hardware reset to be applied to the chip. all con- trol, data, and internal registers are reset, including the serial port. this bit auto resets to zero to restore functional opera- tion. ssi_sel (wo, 0): this bit is used to select the timing gen- eration path for the ssi port when running a single ssi sup- porting two codecs. this bit is ignored when running in dual ssi mode(ssims = 0). value 0 selects timing from codec 0, while value 1 selects timing from codec 1. the codec run- ning the highest rate must be selected as the ssi timing driv- er to guarantee enough bandwidth for data sampling. sys_div (1:0) (wo, 0x2): these bits control the operat- ing frequency of the system clock through a programmable clock divider. the operating frequency has to be set to a minimum of eight times the oversampling frequency of the codec running the maximum osr. the reset value for sys_div is 0x2, which results in a system clock divider of 2. refer to clock generation for a more detailed description. table 9. system clock divider setting sys_div (1:0) divide ratio 00 1 01 3/2 10 2 11 3 cntl5: control register 5 this register is primarily reserved for test purposes and should be left to its reset value, with the exception of the seri- al loop bit. self_check (2:0) (ro, 0): this field returns the results of a self test which occurs 1 ms after a hardware or software reset. any bit other than zero indicates a failure has been de- tected. test_mode (1:0) (wo, 0): this bit is reserved for the test and should be kept at 0 for functional operation. serialloop (wo, 0): when set to 1, this bit enables a seri- al loop mode. in this mode, data samples received from the serial port are retransmitted back to the serial output after a processing delay. control and register data behavior is un- changed. cntl6: control register 6 this register is reserved and the reset value should not be changed. cntl7: control register 7 this register is reserved and the reset value should not be changed. sync: control register f this register is not a functional register in the sense that it is only used to guarantee/verify the framing on the serial in- terface. this is a mandatory requirement when running in single serial mode to make sure that control/data and sample frames are processed as such. for a more detailed descrip- tion on the use of this register see synchronization of the serial ports . requests for synchronization are identified as reads or writes performed to this register. this allows the internal framing hardware to alocko on to the bit stream sent by the host. a read to this register returns the value 0x55 when the in- ternal state machine is synchronized to the incoming stream. it returns either 0x00 or indeterminate if the internal hard- ware is not properly aligned to the incoming data. the write value is ignored. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 14 serial timing description synchronous serial interface ports digital data and control information is transmitted and re- ceived through the synchronous serial interface (ssi) ports. the ports and their modes of operation can be configured by hardware pins and software controls. this offers greater flex- ibility to accommodate different hosts, data formats, and data lengths (size). the MC143416 uses two synchronous serial interfaces. these interfaces consist of four pins each: sclk, stx, srx, and ssync. the timing relationship of these pins can be seen in figure 5. the output serial data is registered on the rising edge of sclk so that each input bit can be sampled on the falling edge of sclk. the ssis can be operated in 24bit or 16bit, dual ssi or single ssi, long frame or short frame. the primary difference between these modes is the number of frames per sampling period and the organization of the words. the serial ports can be configured through three inde- pendent pins: ssids (data size), ssifm (framing mode), and ssims (mode select). these pins need to be perma- nently tied to either dgnd or dv dd . the pins are global con- trols applied on both serial ports according to table 10. table 10. ssi configuration pins pin level configuration ssids 0 24 bits per frame 1 16 bits per frame ssims 0 dual serial mode: each codec is operated from an independent serial interface. the timing of each interface is dictated by the associated codec timing. 1 single serial mode: utilizes only ssi0. the timing of ssi0 is derived from the timing of the faster of the two codecs. the faster codec is defined by bit ssi_sel in control register 4. ssifm 0 short frame mode 1 long frame mode data size e 16bit mode and 24bit mode: the data size can be selected by the state of the pin ssids. when the pin is tied low, the 24bit data format is effective. in 24bit operation, the control data and register data (bits 23:16) al- ternately precede the data sample (bits 15:0) in each frame. see figures 6 and 8. when this pin is set high, the serial data format is adjusted to accommodate 16bit data. in 16bit op- eration, the control data and register data are coupled into one frame, and the data sample is contained in a separate frame. see figures 7 and 9.the ordering of the data words depends on whether the device is in dual or single ssi mode. data mode e dual ssi mode and single ssi mode: the ssims pin is used to select either dual ssi mode or single ssi mode. when ssims is low, the device operates in dual ssi mode, and when ssims is high, the device oper- ates in single ssi mode. in dual ssi mode, each codec op- erates through an independent serial interface (codec 0 operates through ssi0, and codec 1 operates through ssi1). the timing of each serial interface is directly related to the timing of its associated codec (bit clock has the same fre- quency as the oversampling clock). in single ssi mode, both codecs operate from a single ssi interface (ssi0), and the serial interface timing is dictated by the faster of the two co- decs. when in this mode, the srx1 input should be tied to ground, and the ssi1 port is not functional. frame mode e long frame sync mode and short frame sync mode: this device is able to generate both long and short framing signals depending on the state of the pin ssifm. when ssifm is low, the device operates in short frame mode, which is defined as a onebitwide clock pulse occurring before the first bit of the data stream (msb). when ssifm is high, the device operates in long frame mode. in this mode, the framing pulse rises simultaneously with the first data bit (msb) and falls after the last data bit (lsb) has been shifted out. the different framing modes are shown in figure 5. figure 5. serial interface timing f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 15 serial port data format the serial port is used to transport three classes of data e the control word, the register data, and the data sample. the control word contains eight bits that are used for register ad- dressing, validity, and synchronization. the register data contains eight bits, one of which is a synchronization bit. the data sample is composed of sixteen bits and contains the data to and from the codec. the serial port data format varies depending on which mode the device is operating in. dia- grams of each mode can be seen in figures 6, 7, 8, and 9. figure 6 describes the data format for 24bit dual ssi mode. the stx channel control field of frame `n' always echoes the control field of the srx channel with a delay equal to the number of frames in one repetition sequence. for 24bit dual mode, this repetition is equal to two frames, and the sampling period is one frame. a control word issued in frame `n' will be echoed in frame `n+2'. a data read re- quested through control channel at frame `n' will therefore be available in frame `n+3'. (note: this only applies for 24bit dual mode.) figure 7 describes the data format for 16bit dual ssi mode. note that the repetition sequence and the sampling period in this mode are equal to two frames. figure 8 describes the data format for 24bit single ssi mode. note that the control word and register data alternate between frames, as well as the data for codec 0 and codec 1. the repetition sequence and the sampling period are equal to two frames. figure 9 describes the data format for 16bit single ssi mode data. note that the repetition sequence and the sam- pling period are equal to three frames. control word the control word consists of eight bits: v0, v1, aen, rwb, and a(3:0). bits v0, v1, and a0 take on slightly different meanings depending upon which mode the device is operat- ing. control(7) = v0: this bit indicates the validity of the data sample following the control byte. if it is set high, the subse- quent data sample is valid. if it is set low, the subsequent data sample is not valid. this bit will always read 0 when co- dec 0 is powered down. single ssi mode: this bit is primarily intended to support single ssi mode with codecs operating at different rates. since the timing for the serial interface is based on the faster codec in this mode, there will be frames when the data associated with the slower codec is not valid. during these frames, this bit will be low to indicate the data is invalid. dual ssi mode: in dual ssi mode, the sample data will always be valid as the serial interface is operating at the same rate as the associated codec. control(6) = v1: this bit is used either as a synchronizing bit (dual ssi mode) or a data validity bit for codec 1. single ssi mode: in single ssi mode, this bit acts as a validity bit for the subsequent data sample of codec 1. the clocking is modified to generate two frames per sampling in- terval (three frames in 16bit mode) and the data from both codecs is time multiplexed onto two successive syncs as de- scribed in figures 8 and 9. the sampling interval is defined by the rate of the faster codec. this information is provided to the chip through the ssi_sel bit in register cntl4. the va- lidity bit in the control field may take a logic 0 or logic 1 value depending on the operational rate of the associated codec. dual ssi mode: in dual ssi mode, this bit is always set to1 as an identifier for the control byte. if read as a 0, the device will assume desynchronization and ignore the frame. see synchronization of the serial ports for additional informa- tion. control(5) = aen (access enable): this bit acts like a chip select. when set to logic 0, this bit prevents access to the internal control registers. bits 0 through 4 of the control word and associated register data are ignored. control(4) = rwb: this bit indicates the access mode of the register addressed by bits a(3:0). a logic 1 indicates read, and a logic 0 indicates write. control(3:0) = a(3:0): this is the address of the register for which access is requested. the bit a0 (lsb) is always used in single ssi mode and conditionally used in dual ssi mode. single ssi mode: in single ssi mode, a0 is always valid and either codec can be accessed given the proper register address. dual ssi mode: in dual ssi mode, information related to a given codec must be transmitted or received through the associated ssi port. for example, if information related to codec 0 is required, then it must be accessed through ssi port 0. this means that for the codec specific registers (ad- dresses 0x0 through 0x7), the a0 bit must a zero for codec 0, and a one for codec 1. the other registers are global and do not apply to a specific codec, so a0 should be used as needed to access the desired register from either serial port. table 11. bit sequence mode repetition sequence frames per fs 24bit dual [control, data sample n] [register data, data sample n+1] 1 16bit dual [control, register data] [data sample n] 2 24bit single [control, codec 0 data sample n] [register data, codec 1 data sample n] 2 16bit single [control, register data] [codec 0 data sample n] [codec 1 data sample n] 3 note: the [ ] symbols represent one frame. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 16 % %%)! %&> %$> ' ' ! $( ' ' ! $( & $ $ $ $ $ $ $ & $ $ $ $ $ $ $ ' ' ! ' ' ! & $ %&$ & "!&$" % # &% &% % & % # % "$& &1. 5<4+.9 6/ -.*- +2;: 7.9 :*473250 7.926- 2: .8<*3 ;6 ;1. "%$ 425<: ;1. =*32- +2;: *5- ;1. :?5, +2;: 2. +2;: /69 ,65;963 9.02:;.9 -*;* -*;* :*473. *5- :?5, %)! & "!&$" %)! & %)! & % %%)! %&> %$> ' ' ! $( ' ' ! $( & $ $ $ $ $ $ $ & $ $ $ $ $ $ $ % % "$& % & % # ! $ %&$ & "!&$" &% ' ' ! ' ' ! % "!&$" %)! & %)! & %)! & &1. 5<4+.9 6/ -.*- +2;: 7.9 :*473250 7.926- 2: .8<*3 ;6 ;1. "%$ 425<: ;1. =*32- +2;: *5- ;1. :?5, +2;: 2. +2;: /69 ,65;963 9.02:;.9 -*;* -*;* :*473. *5- :?5, figure 6. dual ssi 24bit format figure 7. dual ssi 16bit format ! >*473. 69 % ' "%$ -.*- +2;: >*473. 69 % ' "%$ -.*- +2;: f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 17 ! !!% !": ! : # # $ # # $ ! ! " " !" " " " "! " # # # # " !% " !% " !% " " "-* 180'*5 2+ )*&) '.76 3*5 6&03/.1, 3*5.2) .6 *48&/ 72 7-* ! 0.186 7-* 9&/.) '.76 &1) 7-* 6;1( '.76 .* '.76 +25 (21752/ 5*,.67*5 )&7& )&7& 6&03/* &1) 6;1( ! !!% !": ! : # # $ # # $ " " ! ! " " ! !" " " "! # # # # " !% " !% " !% " " ! !% " "-* 180'*5 2+ )*&) '.76 3*5 6&03/.1, 3*5.2) .6 *48&/ 72 7-* ! 0.186 7-* 9&/.) '.76 &1) 6;1( '.76 .* '.76 +25 (21752/ 5*,.67*5 )&7& )&7& 6&03/* &1 ) 6;1( figure 8. single ssi 24bit format figure 9. single ssi 16bit format ! ! :&03/* 25 !# ! )*&) '.76 :&03/* 25 !# ! )*&) '.76 f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 18 ref. no. characteristics min (ns) max (ns) e sclk period 250 e e sclk rise time 0 10 e sclk fall time 0 10 1 data valid on tx after rising edge of sclk 0 50 2 setup time of rx before falling edge of sclk 0 e 3 hold time of rx after falling edge of sclk 50 e 4 data valid on ssync (short) after rising edge of sclk 0 50 5 data valid on ssync (long) after rising edge of sclk 0 50 note: timing information based on using the xtal input driving sys clock and osr clock @ 25 mhz. figure 10. timing characteristics register data the msb of the register data is called the `dtag' bit and must be set to logic 0 as a frame identifier. if read as a 1, the device will assume desynchronization and ignore the frame. see synchronization of the serial ports for additional in- formation. the remaining bits of this word are used to contain the register data. synchronization of the serial ports although serial port master, special internal hardware will slave the MC143416 framing sequence to the host processor incoming stream of data based on the known value of bits v1 (logic 1) and dtag (logic 0). these bits alone are not enough to guarantee correct frame identification because the register value and/or the data sample may imitate the pattern created by those bits. moreover, in single ssi mode, only dtag (msb of register data) is available. the internal state ma- chine will shift the framing identification every time the value of the abovementioned bits are violated, thus performing a resync on the next frame. if the sample(s) imitate the control and/or the register data in single ssi mode, locking cannot be performed securely. to protect against false locking, the host processor should perform a minimum of two accesses to the sync register in single ssi 24bit mode and three ac- cesses in single ssi 16bit mode. typically, the host will per- form two write accesses to the sync register, followed by a read. a read value of 0x55 indicates that the internal state machine has locked on the incoming frame and full operation can begin. the internal state machine, if aunlockedo, will use the register address and aen bit as locking information. any value other than 0x55 read from the sync register indicates the internal state machine is not ready to perform register ac- cess. note that once synchronized, the timing of the rx channel (host to MC143416) is mapped onto the tx channel (MC143416 to host). f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 19 analog description codec structure the digitaltoanalog (d/a) section is independent of the analogtodigital (a/d) modulator section although it re- ceives the same clocking controls. there are six package pins that externally interact with each codec. the analog sec- tion of one codec is represented in figure 11. the d/a takes a sampling clock and a onebit modulated stream into a switchedcapacitor lowpass filter that uses a temperature stable reference in the d/a conversion. the bandwidth for this filter is: f 3db = f osr / 58.74 then a second order lowpass butterworth smoothing filter follows. this filter has a cutoff frequency of 64 khz and a q of 1.0; the overall d/a filtering is that of a third order filter. the d/a converter ends with a unity gain line driver that is able to drive the telephone line. the complete d/a path is differen- tial, except for the output amplifier which is pseudodifferen- tial. this amplifier could be dccoupled to an analog modem hybrid circuit using the transmitter pair ao+ and ao pins. the a/d modulator has an input amplifier that can be used to complete the hybrid circuit; a lowtomoderate gain (up to 20 db) can be obtained from this amplifier using the four re- ceiver stage pins: ai, ai+, ag+, and ag. in addition, this input amplifier is used in a stage that provides four software controlled gain steps (0, 12, 24, and 36 db). the overall am- plifier is kept with a constant unity gain frequency regardless of the particular gain settings; this helps to maintain the over- all amplifier bandwidth defined by the external components attached to the ai+, ai, ag+, and ag pins. the input stage amplifier has an internal 2 pf feedback capacitor to provide high frequency rolloff above 500 khz. the antialiasing filter (aaf) is a replica of the smoothing filter of the d/a section. it is recommended that the input amplifier portion of the ap- plication be designed with a lowpass filter with a f 3db of 64 khz. this will result in an overall effect of a threepole system. after the aaf, a second order sigmadelta modula- tor completes the a/d converter section. this modulator is based on a switchedcapacitor approach, which uses a tem- peraturestable voltage reference and is able to accept a dither frequency to eliminate low frequency tone generation. the complete a/d section is fully differential. frequency response the overall bandpass width of the MC143416 is defined as 0.425 * fs, where fs is the sampling frequency. for exam- ple, at a sample rate of 8 ks/s, the bandwidth is 0.425 * 8000 = 3400 khz. at 16 ks/s, the bandwidth increases to 0.425 * 16000 = 6800 khz. the highpass filter option, which is used in voice proces- sing to reduce dc and 60 hz levels, is actually a notch filter with a zero at 0.005 * fs. speaker driver and multiplexer an analog output to drive a low level speaker is provided though a fourchannel mixer. signals may come from both input (rx) and output (tx) paths according to figure 12. the output driver is able to deliver 15 mw of power into a small 32 w speaker for a 1.1 vrms signal from the tx paths (equivalent to the output level at the phone line). the circuit performs a current summation at the inputs of a differential power amplifier to emulate the action of a signal mixer. set- ting the amplification level of all the channels to 0x0 has the effect of powering down the power amplifier, thus reducing software overhead. the external speaker can be dccoupled to the pair of pins spk+ and spk, using a resistor in series to, and a bypass capacitor in parallel to, the speaker. the values of these ex- ternal components are a function of the particular speaker. the capacitor is used to reduce the impedance of the speak- er circuit at high frequencies one decade above the voice bandwidth. typical values are 0.1 m f. note that no special hardware is included to guarantee im- munity to switching noise when modifying the gain setting of the different channels. figure 11. codec structure f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 20 figure 12. speaker mixer f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 21 layout considerations printed circuit board layout considerations the MC143416 is manufactured using highspeed cmos vlsi technology to implement the complex analog signal processing functions of a pcm codecfilter. the fullydiffer- ential analog circuit design techniques used for this device result in superior performance for the switched capacitor fil- ters, the analogtodigital converter (adc) and the digital toanalog converter (dac). special attention was given to the design of this device to reduce the sensitivities of noise, including power supply rejection and susceptibility to radio frequency noise. this device was designed for ease of implementation, but due to the large dynamic range and the noisy nature of the environment for this device (digital switches, radio tele- phones, dsp frontend, etc.), special care must be taken to assure optimum analog transmission performance. pc board mounting it is recommended that the device be soldered to the pc board for optimum noise performance. if the device is to be used in a socket, it should be placed in a low parasitic pin inductance (generally, lowprofile) socket. power supply, ground, and noise considerations this device is intended to be used in switching applica- tions which often require plugging the pc board into a rack with power applied. this is known as ahotrack insertiono. in these applications, care should be taken to limit the voltage on any pin from going positive of the v dd pins, or negative of the gnd pins. one method is to extend the ground and pow- er contacts of the pcb connector. the device has input protection on all pins and may source or sink a limited amount of current without damage. current limiting may be accomplished by series resistors between the signal pins and the connector contacts. the most important considerations for pcb layout deal with noise. this includes noise on the power supply, noise generated by the digital circuitry on the device, and cross coupling digital or radio frequency signals into the audio sig- nals of this device. the best way to prevent noise is to: ? keep digital signals as far away from audio signals as possible. ? keep radio frequency signals as far away from the audio signals as possible. ? use short, low inductance traces for the audio circuitry to reduce inductive, capacitive, and radio frequency noise sensitivities. ? use short, low inductance traces for digital and rf circuitry to reduce inductive, capacitive, and radio frequency radiated noise. ? bypass capacitors should be connected from dv dd to dgnd, and v ag ref and v ag to agnd with minimal trace length. ceramic monolithic capacitors of about 0.1 m f are acceptable for the dv dd and v ag ref pins to decouple the device from its own noise. the dv dd capacitor helps supply the instantaneous currents of the digital circuitry in addition to decoupling the noise which may be generated by other sections of the device or other circuitry on the power supply. the v ag ref decoupling capacitor is effecting a lowpass filter to isolate the midsupply voltage from the power supply noise generated onchip, as well as external to the device. the v ag decoupling capacitor should be about 0.01 m f. this helps to reduce the impedance of the v ag pin to agnd at frequencies above the bandwidth of the v ag generator, which reduces the susceptibility to rf noise. ? use a short, wide, low inductance trace to connect the dgnd ground pin to the power supply ground. the dgnd pin is the digital ground and the most negative power supply pin for the analog circuitry. all analog signal processing is referenced to the v ag pin, but because digital and rf circuitry will probably be powered by this same ground, care must be taken to minimize high frequency noise in the agnd trace. depending on the application, a doublesided pcb with a ground plane connecting all of the digital and analog gnd pins together would be a good grounding method. a multilayer pc board with a ground plane connecting all of the digital and analog gnd pins together would be the optimal ground configuration. these methods will result in the lowest resistance and the lowest inductance in the ground circuit. this is important to reduce voltage spikes in the ground circuit resulting from the highspeed digital current spikes. the magnitude of digitallyinduced voltage spikes may be hundreds of times larger than the analog signal the device is required to digitize. ? use a short, wide, low inductance trace to connect the v dd power supply pin to the 5 v power supply. depending on the application, a doublesided pcb with v dd bypass capacitors to the ground plane, as described above, may complete the low impedance coupling for the power supply. for a multilayer pc board with a power plane, connecting all of the v dd pins to the power plane would be the optimal power distribution method. the integrated circuit layout and packaging considerations for the 5 v v dd power circuit are essentially the same as for the ground circuit. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 22 applications the MC143416 is used in several motorola modem refer- ence design kits. more detailed documentation describing these kits is available from your local motorola distributor or semiconductor sales office, or through a motorola literature distribution center. document title order number mc143450rdk external/embedded modem reference design kit product preview mc143450rdkpp/d mc143450rdk external/embedded modem reference design kit user's manual mc143450rdkum/d* mc143452rdk isa controllerless modem reference design kit product preview mc143452rdkpp/d mc143452rdk isa controllerless modem reference design kit user's manual mc143452rdkum/d* mc143455rdk pci controllerless modem reference design kit product preview mc143455rdkpp/d mc143455rdk pci controllerless modem reference design kit user's manual mc143455rdkum/d* *call the ctas division service center for details. u.s. phone 18004226323. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 motorola 23 package dimensions pb suffix tqfp (thin quad flat package) case 824d01 ???? ???? ???? "! ! " ! ' " ! " "# ! " " "" ! " %" " % " &"! " !" ' " " "" " " "# ! " # ( " " " "# ! ! ! $ " " " !" ! ! " # " #! % " #! ! ! ! ! # ! " " " "# ! ! " # " #! " #! ! " #! " ! " & detail aa z t a ! "# ( ! "# s b v u m y e h c ab detail ad k w x view ad t, u, z f n section aeae j d base metal plating ae ae g ( detail aa ! ! ! ! l l ! "# ( ! ! "# ( ! ! "# ( ! ac q ! "# ( ! r f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . MC143416 MC143416/d ? f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . . |
Price & Availability of MC143416
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |